

SN54LS375, SN74LS375 4-BIT BISTABLE LATCHES

SDLS166 OCTOBER 1976 - REVISED MARCH 1988

- Supply Voltage and Ground on Corner Pins To Simplify P-C Board Layout

description

The SN54LS375 and SN74LS375 bistable latches are electrically and functionally identical to the SN54LS75 and SN74LS75, respectively. Only the arrangement of the terminals has been changed in the SN54LS375 and SN74LS375.

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (C) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable goes high.


All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The SN54LS375 is characterized for operation over the full military temperature range of -55°C to 125°C ; SN74LS375 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (EACH LATCH)

INPUTS	D	G	Q	\bar{Q}
L	H		L	H
H	H		H	L
X	L		Q_0	\bar{Q}_0

H = high level; L = low level; X = irrelevant.
 Q_0 = the level of Q before the high-to-low transition of G.

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN54LS375 . . . J OR W PACKAGE
SN74LS375 . . . D OR N PACKAGE

(TOP VIEW)




SN54LS375 . . . FK PACKAGE

(TOP VIEW)




NC = No internal connection

logic diagram (each latch)



schematics of inputs and outputs



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 556012 • DALLAS, TEXAS 75265

SN54LS375, SN74LS375 4-BIT BISTABLE LATCHES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS375 SN74LS375	-55°C to 125°C 0°C to 70°C -65°C to 150°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS375			SN74LS375			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
I _{OH}	High-level output current			~ 0.4			~ 0.4	mA
I _{OL}	Low-level output current			4			8	mA
t _w	Width of enabling pulse	20			20			ns
t _{setup}	Setup time	20			20			ns
t _{hold}	Hold time	0			0			ns
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN54LS375			SN74LS375			UNIT
		MIN	TYP ‡	MAX	MIN	TYP ‡	MAX	
V _{IK}	V _{CC} = MIN, I _I = -18 mA			-1.5			-1.5	V
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX I _{OH} = -0.4 mA	2.5	3.5		2.7	3.5		V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX	I _{OL} = 4 mA I _{OL} = 8 mA	0.25	0.4	0.25	0.35	0.5	V
I _I	V _{CC} = MAX, V _I = 2 V	D input C input	0.1 0.4		0.1 0.4			mA
I _{IH}	V _{CC} = MAX, V _I = 2.7 V	D input C input	20 80		20 80			μA
I _{IL}	V _{CC} = MAX, V _I = 0.4 V	D input C input	-0.4 -1.6		-0.4 -1.6			mA
I _{OS}	V _{CC} = MAX		-20	-100	-20	-100		mA
I _{CC}	V _{CC} = MAX, See Note 2		6.3	12	6.3	12		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time.

NOTE 2: I_{CC} is tested with all inputs grounded and all outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS				
				MIN	TYP	MAX	UNIT
t _{PPLH}	D	Q		15	27		
t _{PPHL}	D	Q		9	17		ns
t _{PPLH}	D	Q	R _L = 2 kΩ, C _L = 15 pF	12	20		
t _{PPHL}	D	Q		7	15		
t _{PPLH}	C	Q		15	27		
t _{PPHL}	C	Q		14	25		ns
t _{PPLH}	C	Q		16	30		
t _{PPHL}	C	Q		7	15		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.


TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS **\nDIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



4040049/E 12/2002

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.