

CD4016B Types

CMOS Quad Bilateral Switch

For Transmission or Multiplexing of Analog or Digital Signals

High-Voltage Types (20-Volt Rating)



- CD4016B Series types are quad bilateral switches intended for the transmission or multiplexing of analog or digital signals. Each of the four independent bilateral switches has a single control signal input which simultaneously biases both the p and n device in a given switch on or off.

The CD4016 "B" Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).


Features:

- 20-V digital or ± 10 -V peak-to-peak switching
- 280- Ω typical on-state resistance for 15-V operation
- Switch on-state resistance matched to within 10 Ω typ. over 15-V signal-input range
- High on/off output-voltage ratio: 65 dB typ. @ $f_{IS} = 10$ kHz, $R_L = 10$ k Ω
- High degree of linearity: <0.5% distortion typ. @ $f_{IS} = 1$ kHz, $V_{IS} = 5$ Vp-p, $V_{DD}-V_{SS} \geq 10$ V, $R_L = 10$ k Ω
- Extremely low off-state switch leakage resulting in very low offset current and high effective off-state resistance: 100 pA typ. @ $V_{DD}-V_{SS}=18$ V, $T_A=25^\circ\text{C}$
- Extremely high control input impedance (control circuit isolated from signal circuit: 1012 Ω typ.)
- Low crosstalk between switches: -50 dB typ. @ $f_{IS} = 0.9$ MHz, $R_L = 1$ k Ω
- Matched control-input to signal-output capacitance: Reduces output signal transients
- Frequency response, switch on = 40 MHz (typ.)
- 100% tested for quiescent current at 20 V
- Maximum control input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V at 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Applications:**
 - Analog signal switching/multiplexing
 - Signal gating
 - Modulator
 - Squelch control
 - Demodulator
 - Chopper
 - Commutating switch
 - Digital signal switching/multiplexing
 - CMOS logic implementation
 - Analog-to-digital & digital-to-analog conversion
 - Digital control of frequency, impedance, phase, and analog-signal gain

Terminal Assignment



Schematic diagram - 1 of 4 identical sections.



Functional Diagram

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply Voltage Range (For $T_A =$ Full Package Temperature Range)	3	18	V

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

Voltages referenced to V_{SS} Terminal -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5V to V_{DD} +0.5V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -55^\circ\text{C}$ to $+100^\circ\text{C}$ 500mW

For $T_A = +100^\circ\text{C}$ to $+125^\circ\text{C}$ Derate Linearity at 12mW/ $^\circ\text{C}$ to 200mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW

OPERATING-TEMPERATURE RANGE (T_A) -55 $^\circ\text{C}$ to $+125^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{STG}) -65 $^\circ\text{C}$ to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 \pm 0.79mm) from case for 10s max $+265^\circ\text{C}$




Fig. 1—Typ. on-state characteristics for 1 of 4 switches with $V_{DD} = +15$ V, $V_{SS} = 0$ V.








Fig. 2—Typ. on-state characteristics for 1 of 4 switches with $V_{DD} = +10$ V, $V_{SS} = 0$ V.

CD4016B Types

ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS		LIMITS AT INDICATED TEMPERATURES (°C)						UNITS		
			V_{IN} (V)	V_{DD} (V)	-55	-40	+85	+125	Typ.		
Quiescent Device Current, I_{DD}			0,5	5	0.25	0.25	7.5	7.5	0.01	0.25	
			0,10	10	0.5	0.5	15	15	0.01	0.5	
			0,15	15	1	1	30	30	0.01	1	
			0,20	20	5	5	150	150	0.02	5	
Signal Inputs (V_{IS}) and Output (V_{OS})											
On-State Resistance, r_{on} Max.		$V_C = V_{DD}$ $R_L = 10\text{k}\Omega$ Returned to $V_{DD} - V_{SS}$	$V_{IS} = V_{DD}$ or V_{SS}	10	600	610	840	960	—	660	
		$V_{IS} = 4.75$ to 5.75 V	10	1870	1900	2380	2600	—	2000		
		$V_{IS} = V_{DD}$ or V_{SS}	15	360	370	520	600	—	400		
		$V_{IS} = 7.25$ to 7.75 V	15	775	790	1080	1230	—	850		
Δ On-State Resistance Between Any 2 Switches, Δr_{on}		$R_L = 10\text{k}\Omega, V_C = V_{DD}$	5	—	—	—	—	15	—	Ω	
			10	—	—	—	—	10	—		
			15	—	—	—	—	5	—		
Total Harmonic Distortion, THD	$V_C = V_{DD} = 5$ V, $V_{SS} = -5$ V, V_{IS} (p-p) = 5 V (Sine wave centered on 0 V) $R_L = 10\text{k}\Omega, f_{IS} = 1\text{kHz}$ sine wave			—	—	—	—	0.4	—	%	
-3dB Cutoff Frequency (Switch on)	$V_C = V_{DD} = 5$ V, $V_{SS} = -5$ V, V_{IS} (p-p) = 5 V (Sine wave centered on 0 V) $R_L = 1\text{k}\Omega$.			—	—	—	—	40	—	MHz	
-50dB Feed-through Frequency (Switch off)	$V_C = V_{SS} = -5$ V, V_{IS} (p-p) = 5 V (Sine wave centered on 0 V) $R_L = 1\text{k}\Omega$			—	—	—	—	1.25	—	MHz	
Input/Output Leakage Current (Switch off) I_{IS} Max.	$V_C = 0$ V $V_{IS} = 18$ V, $V_{OS} = 0$ V; $V_{IS} = 0$ V, $V_{OS} = 18$ V			18	± 0.1	± 0.1	± 1	± 1	10^{-4}	± 0.1	
-50 dB Crosstalk Frequency	$V_C(A) = V_{DD} = +5$ V, $V_C(B) = V_{SS} = -5$ V, $V_{IS}(A) = 5$ V p-p $50\text{ }\Omega$ source $R_L = 1\text{k}\Omega$			—	—	—	—	0.9	—	MHz	
				5	—	—	—	—	40	100	
				10	—	—	—	20	40	ns	
Propagation Delay (Signal Input to Signal Output) t_{pd}	$R_L = 200\text{k}\Omega$ $V_C = V_{DD}, V_{SS} = \text{GND}$, $C_L = 50\text{pF}$ V_{IS} = Square Wave 0 to V_{DD} $t_r, t_f = 20$ ns			15	—	—	—	15	30	ns	
				—	—	—	—	4	—	pF	
				—	—	—	—	4	—	pF	
Capacitance: Input, C_{IS} Output, C_{OS} Feedthrough, C_{ios}	$V_{DD} = +5$ V $V_C = V_{SS} = -5$ V			—	—	—	—	0.2	—	pF	



CD4016B Types

ELECTRICAL CHARACTERISTICS (cont'd)

CHARACTERISTIC	TEST CONDITIONS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
		V _{DD} (V)	-55	-40	+85	+125	Typ.	+25	
Control (V_C)									
Control Input Low Voltage, V _{IILC} (Max.)	I _{IS} < 10 μA V _{IS} = V _{SS} , V _{OS} = V _{DD} and V _{IS} = V _{DD} , V _{OS} = V _{SS}	5, 10, 15	0.9	0.9	0.4	0.4	—	0.7	V
Control Input High Voltage, V _{IHC}	See Fig. 10	5 10 15	—	—	3.5 (Min.)	7 (Min.)	—	—	V
Input Current, I _{IN} (Max.)	V _{IS} ≤ V _{DD} V _{DD} - V _{SS} = 18 V V _{CC} ≤ V _{DD} - V _{SS}	18	±0.1	±0.1	±1	±1	±10-5	±0.1	μA
Crosstalk (Control Input to Signal Output)	V _C = 10 V (Sq. Wave) t _r , t _f = 20 ns R _L = 10 kΩ	10	—	—	—	—	50	—	mV
Turn-On Propagation Delay	t _r , t _f = 20 ns C _L = 50 pF R _L = 1 kΩ	5 10 15	—	—	—	—	35 20 15	70 40 30	ns
Maximum Control Input Repetition Rate	V _{IS} = V _{DD} , V _{SS} = GND, R _L = 1 kΩ to gnd, C _L = 50 pF, V _C = 10 V (Square wave centered on 5 V) t _r , t _f = 20 ns, V _{OS} = ½ V _{OS} @ 1 kHz	10	—	—	—	—	10	—	MHz
Input Capacitance, C _{IN}			—	—	—	—	5	7.5	μF

V _{DD} (V)	V _{IS} (V)	Switch Input						Switch Output V _{OS} (V)	
		I _{IS} (mA)							
		-55°C	-40°C	25°C*	25°CΔ	+85°C	+125°C		
5	0	0.25	0.2	0.2	0.16	0.12	0.14	—	0.4
5	5	-0.25	-0.2	-0.2	-0.16	-0.12	-0.14	4.6	—
10	0	0.62	0.5	0.5	0.4	0.3	0.35	—	0.5
10	10	-0.62	-0.5	-0.5	-0.4	-0.3	-0.35	9.5	—
15	0	1.8	1.4	1.5	1.2	1	1.1	—	1.5
15	15	-1.8	-1.4	-1.5	-1.2	-1	-1.1	13.5	—

* Plastic package

▲ Ceramic package




Fig. 10—Determination of r_{on} as a test condition for control input high voltage (V_{IHC}) specification.




Fig. 7—Typ. on-state characteristics as a function of temp. for 1 of 4 switches with $V_{DD} = +5 V$, $V_{SS} = -5 V$.




Fig. 8—Typ. feedthru vs. frequency - switch off.




Fig. 9—Typical crosstalk between switch circuits in the same package.




Fig. 11—Typical frequency response - switch on.

CD4016B Types

TYPICAL ON-STATE RESISTANCE CHARACTERISTICS, $T_A = 25^\circ\text{C}$

CHARAC- TERISTIC*	SUPPLY CONDITIONS		LOAD CONDITIONS					
			$R_L = 1\text{k}\Omega$		$R_L = 10\text{k}\Omega$		$R_L = 100\text{k}\Omega$	
	V_{DD} (V)	V_{SS} (V)	VALUE: V_{IS} (μA)	VALUE: V_{IS} (V)	VALUE: V_{IS} (μA)	VALUE: V_{IS} (V)	VALUE: V_{IS} (μA)	VALUE: V_{IS} (V)
r_{on}	+15	0	200	+15	200	+15	180	+15
			200	0	200	0	200	0
r_{on} (max.)	+15	0	300	+11	300	+9.3	320	+9.2
			290	+10	250	+10	240	+10
r_{on} (max.)	+10	0	500	+7.4	560	+5.6	610	+5.5
			860	+5	470	+5	450	+5
r_{on} (max.)	+5	0	600	0	580	0	800	0
			1.7k	+4.2	7k	+2.9	33k	+2.7
r_{on} (max.)	+7.5	-7.5	200	+7.5	200	+7.5	180	+7.5
			200	-7.5	200	-7.5	180	-7.5
r_{on} (max.)	+7.5	-7.5	290	± 0.25	280	± 0.25	400	± 0.25
			260	+5	250	+5	240	+5
r_{on} (max.)	+5	-5	310	-5	250	-5	240	-5
			600	± 0.25	580	± 0.25	760	± 0.25
r_{on} (max.)	+2.5	-2.5	590	+2.5	450	+2.5	490	+2.5
			720	-2.5	520	-2.5	520	-2.5
r_{on} (max.)	+2.5	-2.5	232k	± 0.25	300k	± 0.25	870k	± 0.25

* Variation from a perfect switch, $r_{on} = 0 \Omega$.



Fig.14 – Typical sine wave response of $V_{DD} = +7.5$ V, $V_{SS} = -7.5$ V.



Fig.15 – Typical sine wave response of $V_{DD} = +5$ V, $V_{SS} = -5$ V.




Fig. 12 – Off-state switch input or output leakage current test circuit.





Fig.13 – Test circuit for square-wave response.



SCALE: X = 0.2 ms/DIV Y = 2.0 V/DIV
 $V_{DD} = V_C = +2.5$ V, $V_{SS} = -2.5$ V, $R_L = 10\text{k}\Omega$
 $C_L = 15 \text{ pF}$
 $f_{IS} = 1 \text{ KHz}$, $V_{IS} = 5 \text{ V pp}$
DISTORTION = 3 %

92CS-27614

Fig.16 – Typical sine wave response of $V_{DD} = +2.5$ V, $V_{SS} = -2.5$ V.




Fig.17 – Typical square wave response at $V_{DD} = V_C = +15$ V, $V_{SS} = \text{Gnd}$.




Fig.18 – Typical square wave response at $V_{DD} = V_C = +10$ V, $V_{SS} = \text{Gnd}$.




Fig.19 – Typical square wave response at $V_{DD} = V_C = +5$ V, $V_{SS} = \text{Gnd}$.

CD4016B Types



(a)

Fig. 20 — Crosstalk-control input to signal output.



(b)




Fig. 21 — Propagation delay time signal input (V_{IS}) to signal output (V_{OS}).




Fig. 22 — Max. control-input repetition rate.




Fig. 23 — Switch threshold voltage.




Fig. 24 — Capacitance C_{LOS} and C_{OS}.





Fig. 25 — Turn-On propagation delay-control input.

Dimensions and pad layout for CD4016BH




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS **\nDIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



4040049/E 12/2002

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

MECHANICAL DATA

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040047-5/M 06/11

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.

△C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.


△D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

E. Reference JEDEC MS-012 variation AB.

MECHANICAL DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040064-3/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

 C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

 D Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153