

MC14502B

Strobed Hex Inverter/Buffer

The MC14502B is a strobed hex buffer/inverter with 3-state outputs, an inhibit control, and guaranteed TTL drive over the temperature range. The 3-state output simplifies design by allowing a common bus.

- Separate Output Disable Control
- 3-State Output
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving 4LSTTL Loads Over the Rated Temperature Range

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	- 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	- 0.5 to V _{DD} + 0.5	V
I _{in}	Input Current (DC or Transient), per Pin	± 10	mA
I _{out}	Output Current (DC or Transient), per Pin	+ 30	mA
P _D	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
T _L	Lead Temperature (8-Second Soldering)	260	°C


* Maximum Ratings are those values beyond which damage to the device may occur.

† Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C


CIRCUIT DIAGRAM




TRUTH TABLE

D _n	Inhibit	Disable	Q _n
0	0	0	1
1	0	0	0
X	1	0	0
X	X	1	High Impedance

X = Don't Care



L SUFFIX
CERAMIC
CASE 620



P SUFFIX
PLASTIC
CASE 648




DW SUFFIX
SOIC
CASE 751G

ORDERING INFORMATION

MC14XXXBCP Plastic
MC14XXXBCL Ceramic
MC14XXXBDW SOIC

T_A = - 55° to 125°C for all packages.

LOGIC DIAGRAM



V_{DD} = PIN 16
V_{SS} = PIN 8

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	-55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	Vdc
		15	—	0.05	—	0	0.05	—	0.05	Vdc
	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	Vdc
		15	14.95	—	14.95	15	—	14.95	—	Vdc
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	Vdc
		15	—	4.0	—	6.75	4.0	—	4.0	Vdc
	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	Vdc
		15	11	—	11	8.25	—	11	—	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	I _{OH}	5.0	-3.0	—	-2.4	-4.2	—	-1.7	mAdc
			5.0	-0.64	—	-0.51	-0.88	—	-0.36	mAdc
			10	-1.6	—	-1.3	-2.25	—	-0.9	mAdc
			15	-4.2	—	-3.4	-8.8	—	-2.4	mAdc
	Sink	I _{OL}	5.0	3.5	—	2.8	6.6	—	2.0	mAdc
			10	7.8	—	6.3	17	—	4.4	mAdc
			15	29	—	24	66	—	16	mAdc
Input Current	I _{in}	15	—	± 0.1	—	± 0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I _{DD}	5.0	—	1.0	—	0.002	1.0	—	30	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	10	—	2.0	—	0.004	2.0	—	60	μAdc
		15	—	4.0	—	0.006	4.0	—	120	μAdc
		5.0	—	$I_T = (2.7 \mu\text{A}/\text{kHz}) f + I_{DD}$ $I_T = (5.3 \mu\text{A}/\text{kHz}) f + I_{DD}$ $I_T = (8.0 \mu\text{A}/\text{kHz}) f + I_{DD}$						μAdc
Three-State Leakage Current	I _{TL}	15	—	± 0.1	—	± 0.0001	± 0.1	—	± 3.0	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.006.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

PIN ASSIGNMENT

D3	1 ●	16	V _{DD}
Q3	2	15	D6
D1	3	14	Q6
DISABLE	4	13	D5
Q1	5	12	INH
D2	6	11	Q5
Q2	7	10	D4
V _{SS}	8	9	Q4

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V_{DD}	All Types			Unit
			Min	Typ #	Max	
Output Rise Time	tTLH	5.0	—	100	200	ns
		10	—	50	100	
		15	—	40	80	
Output Fall Time	tTHL	5.0	—	40	80	ns
		10	—	20	40	
		15	—	15	30	
Propagation Delay Time Data to Q	tPHL	5.0	—	135	270	ns
		10	—	55	110	
		15	—	40	80	
Propagation Delay Time, Inhibit to Q	tPHL	5.0	—	335	670	ns
		10	—	145	290	
		15	—	95	190	
Propagation Delay Time Data to Q, Inhibit to Q	tPLH	5.0	—	295	590	ns
		10	—	130	260	
		15	—	95	190	
3-State Propagation Delay, Output "1" to High Impedance	tPHZ	5.0	—	65	130	ns
		10	—	30	60	
		15	—	25	50	
3-State Propagation Delay, High Impedance to "1" Level	tPZH	5.0	—	260	520	ns
		10	—	105	210	
		15	—	80	160	
3-State Propagation Delay, Output "0" to High Impedance	tPLZ	5.0	—	150	300	ns
		10	—	70	140	
		15	—	55	110	
3-State Propagation Delay, High Impedance to "0" Level	tPZL	5.0	—	160	320	ns
		10	—	65	130	
		15	—	50	100	

* The formulas given are for the typical characteristics only at 25°C .

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Typical Output Source Current Test Circuit (I_{OH})




Figure 2. Typical Output Sink Current Test Circuit (I_{OL})







Figure 3. Power Dissipation Test Circuit and Waveform




**Figure 4. AC Test Circuit and Waveforms
(t_{TLH} , t_{THL} , t_{PLH} , and t_{PHL})**



**Figure 5. 3-State AC Test Circuit and Waveforms
(t_{PHZ} , t_{PLZ} , t_{PZH} , t_{PZL})**

OUTLINE DIMENSIONS


L SUFFIX
CERAMIC DIP PACKAGE
CASE 620-10
ISSUE V



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

P SUFFIX
PLASTIC DIP PACKAGE
CASE 648-08
ISSUE R



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.